

Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 0 817 038 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 07.01.1998 Bulletin 1998/02

(51) Int Cl.6: G06F 9/46

(11)

(21) Application number: 97304384.7

(22) Date of filing: 23.06.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC

NL PT SE

(30) Priority: 01.07.1996 US 672947

(71) Applicant: SUN MICROSYSTEMS, INC. Mountain View, CA 94043 (US)

(72) Inventors:

Wong-Chan, Monica C.
 Concord MA 01742 (US)

Hagerstein, Erik
 Palo Alto CA 94043 (US)

(74) Representative: Harris, lan Richard et al
D. Young & Co.,
21 New Fetter Lane
London EC4A 1DA (GB)

(54) Node to node interrupt mechanism in a multi-processor system

(57) An interrupt mechanism handles an interrupt transaction between a source processor and a target processor on separate nodes in a multi-processor system. The nodes are connected to a network through node interface controls between the node and the network. The transaction begins by initiating the interrupt transaction at the source processor. The interrupt mechanism detects if the target processor is at a remote node on a system bus across the network, and if it is the mechanism sends an ignore signal to the source processor.

Then the mechanism suspends the interrupt transaction at the source processor if it detects the target processor is at a remote node. The mechanism performs an ACK/NACK (acknowledge/non-acknowledge) operation at the target processor and returning an ACK signal or a NACK signal to the source processor across the network. This ACK/NACK signal wakes-up the source processor. The source processor sends interrupt data to the target processor if an ACK signal is received and aborts the interrupt transaction if a NACK signal is received.




FIG. 1

Printed by Jouve, 75001 PARIS (FR)

Description

This invention relates to interrupt mechanisms in multiple processor systems and to such an interrupt mechanism where the interrupt from one processor is being sent to another processor on a different system bus.

1

In multiple processor systems where the multiple processors are on the same system bus, interrupts between processors are exchanged with little or no delay. An interrupt from a first processor to a second processor is either acknowledged (ACK signal) or not acknowledged (NACK signal) by the second processor. Depending upon whether an ACK or a NACK is received by the first processor as status back from the second processor, the first processor proceeds to send the interrupt data or aborts the interrupt transaction.

When a multiple processors system has multiple system busses, the various system busses are connected through a global interconnect such as a bus or communication network. In this environment there can be a significant delay between the initiating processor sending out the interrupt address to begin the interrupt transaction and the initiating processor receiving the ACK or NACK status back from a target processor on another system bus.

If interrupt transaction requires too much time to complete, the processor initiating the interrupt transaction may either waste processing time handling the interrupt transaction, re-initiate the transaction, or abort 30 the transaction.

Particular and preferred aspects of the invention are set out in the accompanying independent and dependent claims. Features of the dependent claims may be combined with those of the independent claims as appropriate and in combinations other than those explicitly set out in the claims.

In an embodiment of this invention, the above problem is solved by performing an interrupt transaction in a multi-processor system between a source processor on a local system bus and a remote target processor on a remote system bus. The local system bus is connected through a local node interface control to a global interconnect, and the target system bus is connected through a remote node interface control to the global interconnect. The source processor initiates an interrupt request on the local system bus. The local node interface control captures the interrupt request and sends an ignore status to the source processor if the interrupt request is addressed to a target processor on the remote 50 system bus. Also in this event, the local node interface forwards the interrupt request across the global interconnect to the remote node interface control. The source processor suspending its interrupt transaction process in response to the ignore status. The remote node interface control responds to the interrupt request to send the request to the target processor. The target processor responds to the interrupt request and returns

an ACK (acknowledge) signal if the target processor is ready to process the interrupt transaction and returns a NACK (non-acknowledge) signal if the target processor is busy. The remote node interface control returns the ACK or NACK signal across the global interconnect to the local node interface control. The local node interface control responds to the ACK signal or NACK signal to send the ACK or NACK signal to the source processor. The source processor responds to the ACK signal or the NACK signal for waking-up the interrupt transaction process in the source processor and sends an interrupt data packet to the target processor in response to the ACK signal and aborts the interrupt transaction in response to a NACK signal.

Preferably, the local node interface control has a detect module responsive to the target address to detect the target processor is on a remote system bus. A send module at the local node interface responds to the detect module detecting the target processor is on a remote system bus and sends the ignore status to the source processor and forwards the interrupt address to the remote node interface control.

Preferably, the detect module responds to the target address to detect the target processor is on the local system bus. The target processor sends an ACK signal or a NACK signal over the local system bus to the source processor so that the interrupt transaction is handled on the local system bus.

Preferably, the local node interface control has a reissue module responsive to an ACK signal or a NACK signal from the target processor via the remote node interface control and reissues the interrupt request with the source address back to the source processor. An assert module in the local node interface control responds to the ACK signal from the target processor to assert an ACK signal onto the local system bus, and responds to the NACK signal from the target processor for asserting a NACK signal onto the local system bus.

The source processor has a wake-up module responsive to the interrupt request and wakes-up the interrupt transaction process in the source processor. A send module in the source processor responds to the ACK signal and sends the interrupt data packet to the target processor. An abort module in the source processor responds to the NACK signal and aborts the interrupt transaction.

Preferably, the local node interface control responds to the interrupt data packet and sends the Interrupt data packet to the remote node interface control along with an interrupt transaction completion message. The remote node interface control responds to the interrupt data packet and sends the interrupt data packet to the target processor. Also the remote node interface control responds to the interrupt transaction completion message and frees the resources of the remote node interface control.

Preferably, the local node interface control responds to the NACK signal and sends an interrupt trans-

35

action completion message to the remote node interface control. The remote node interface control responds to the interrupt transaction completion message and frees the resources of the remote node interface control.

The great advantage and utility of the present invention is ability to handle interrupt transactions with a remote target processor without unduly burdening the source processor.

Exemplary embodiments of the invention are described hereinafter, by way of example only, with reference to the accompanying drawings, in which:

Fig. 1 shows the preferred embodiment of the interrupt mechanism for handling interrupt transactions on the same system bus or across an interconnect to another system bus.

"Fig. 2 illustrates an example of the operating environment for the present invention.

Fig. 3, composed of Figs. 3A, 3B and 3C, illustrates the operations performed by a source processor, a first node interface control, a second node interface control and a target processor to accomplish the interrupt transaction across a global interconnect in accordance with a preferred embodiment of the invention.

The operating environment for the invention is illustrated in Fig. 1. Fig. 1 shows a multi-processor system having a global interconnect connecting three nodes in a multi-processor system having multiple processors at each node. The multiple processors at each node are connected by a system bus. For example processor 32 and processor 34 are interconnected by system bus 0 (SB₀). The system bus, in turn, is connected to the global interconnect 30 by node interface control 0. Global interconnect 30 could be as simple as a cross-bar switch or a bus or it could be a communication network. Each of the three nodes in Fig. 1 follows this same structure with multiple processors connected to a system bus. their system bus connected to a node interface control, and the node interface controls connected across the global interconnect.

Each of the processors in the multi-processor system has cache memory and shares main memory with other processors in the multi-processor system. For purposes of this embodiment, the registers used in each processor, as shown for processor 32 (P₀), are an interrupt dispatch register 36, interrupt dispatch status register 38, interrupt receive register 40 and an interrupt receive status register 42. These registers are shown only for processor 32 (Processor P₀) but are present in all of the processors in the multi-processor system of Fig. 1. The node interface control devices 44, 46 and 48 are all intelligent devices fabricated from ASICs (Application Specific Integrated Circuits).

Fig. 2 illustrates the preferred embodiment of the invention where an interrupt transaction initiated by a first processor is handled either as a local interrupt transaction on the same system bus, or as a remote interrupt transaction through a global interconnect to a target processor on a second system bus. The operations

begin by the source processor Po initiating the interrupt transaction (INTR TRAX) in operation 10. With the transaction on the local system bus, operation 12 detects whether the interrupt transaction is for a processor on the local system bus or for a processor on a remote system bus. If the interrupt transaction is for a local processor, the operation flow branches "Yes" to the local interrupt transaction operations 14. If the interrupt transaction is for a second processor across a communication network to a second system bus, the operation flow branches "No" from decision 12 to suspend operation Suspend operation 16 suspends the interrupt transaction at Po, the initiating processor for the interrupt transaction. While the transaction is suspended at initiating processor P₀, remote acknowledge/no-acknowledge (NACK) operations 18 are performed. These remote ACK/NACK operations involve communicating an interrupt request to a target processor through the communication network and a second system bus to which the target processor is attached. The target processor will return an ACK/NACK status signal depending on whether it is busy.

Operation 20 detects whether the return status is ACK or NACK. If the target processor acknowledges the interrupt request, then the operation flow branches to operation 22 where the initiating processor P_0 sends to the target processor P_1 on the second bus the interrupt transaction data. Operations 22 complete the transmission of interrupt data between initiating processor P_0 and target processor P_1 .

If the decision operation 20 detects that the status return from the target processor is NACK, then the operation flow branches to abort operation 24. In the abort operation 24, the initiating processor aborts the interrupt transaction.

Fig. 3, composed of Figs. 3A, 3B and 3C, illustrates the operations performed by an initiating processor, P_0 , a target processor P_1 , a node interface control 0 at the node containing the initiating processor and a node interface control 1 at the node containing the target processor. Fig. 3 is organized in four columns indicating the operations performed at the initiating processor P_0 , the node interface control 0 on the same system bus with the initiating processor, the node control interface control 1 on the same system bus with the target processor, and the target processor 1.

In Fig. 3A the operation begins at the initiating processor P_0 where operation 50 initiates an interrupt transaction (INTR TRAX) addressed to target processor P_1 . Operation 52 at P_0 drives the interrupt address (INTR ADDR) as dispatched from the interrupt dispatch register on to system bus 0 (SB₀). Node interface control 0 (NIC₀) in operation 54 then captures the interrupt address (IT ADDR). Operation 54 also detects that this interrupt address is for a processor P_1 located at node 1.

In response to the detection of the interrupt address for another node operation 56 sends an IGNORE status out on the SB $_0$. Processor P $_0$ in operation 58 captures

the IGNORE status as the reply to P_0 driving out the interrupt address. In response to the IGNORE status, P_0 suspends the interrupt transaction in operation 60. Meanwhile the node interface control 0 (NIC₀) in operation 62 sends an interrupt request to NIC₁. As shown in Fig. 1 NIC₁ is at node 1, which contains multiple processors including the target processor P_1 interconnected by a system bus SB_1 .

At NIC₁, operation 64 receives the interrupt request for target processor P₁. NIC₁ then drives the interrupt address contained in the interrupt request on system bus SB₁ during operation 66.

Target processor P₁ captures the interrupt address from the system bus and identifies itself as the recipient of the interrupt transaction. Decision operation 70 at target processor P₁ tests whether the processor is BUSY, i.e handling an interrupt transaction from another processor. If the processor is BUSY, the operation flow branches from decision operation 70 to send operation 72 in Fig. 3C. If the target processor is NOT BUSY, then the operation flow branches to send operation 74. Operation 74 sends an acknowledge (ACK) out on SB₁. The node interface control 1 captures this acknowledge status in its operation 76. The remainder of the operation flow in response to an ACK status is shown in Fig. 3B.

After NIC₁ captures the ACK status from the target processor, operation 76 in Fig. 3B sends an ACK reply to NIC₀. At NIC₀ operation 78 receives the ACK reply. In response to the ACK reply. NIC₀ in operation 80 reissues the interrupt address on SB₀. At the initiating processor P₀, operation 82 captures the interrupt address and wakes up the interrupt transaction process in processor P₀.

After NIC $_0$ reissues the interrupt address, operation 84 at NIC $_0$ asserts the ACK status for the target processor on SB $_0$. Initiating processor P $_0$ being awakened in operation 82, captures the ACK status in operation 86. Operation 88 in the initiating processor then sends the interrupt data packet out on system bus SB $_0$.

NIC₀ at operation 90 captures the interrupt data packet. Operation 92 then sends the interrupt data packet along with a completion message to NIC₁.

At NIC₁ operation 94 receives the interrupt data packet and the completion message. NIC₁ in operation 96 sends the interrupt data out on SB₁. After the interrupt data is sent out on SB₁, operation 98 frees the resources at NIC₁ to handle the next transaction.

At the target processor P_1 operation 100 captures the interrupt data put on system bus SB_1 by NIC_1 . After the interrupt data packet is captured by the target processor P_1 , the interrupt transaction initiated by initiating processor P_0 is complete.

Fig. 3C illustrates the operation flow in the event that the target processor P₁ is BUSY, and operation 72 in Fig. 3C has sent a NACK status out on SB₁. Operation 102 in NIC₁ captures the NACK status on system bus SB₁. In response to the NACK status, operation 104 sends a NACK reply to NIC₀.

Operation 106 in NIC₀ receives the NACK reply and initiates operation 108. Operation 108 reissues the interrupt address on SB₀. At the initiating processor P₀, operation 110 captures the interrupt address and in response thereto wakes up the interrupt transaction processing at the initiating processor P₀. NIC₀, after reissuing the interrupt address, in operation 112 asserts the NACK status on SB₀. This is the NACK status that originated from target processor P₁. Initiating processor P₀ in operation 114 captures this NACK status. Then processor P₀ aborts the interrupt transaction in operation 116. After the interrupt transaction is aborted, initiating processor P₀ sets an interrupt transaction retry to initiate the interrupt transaction at a later time.

After sending the NACK status, $\rm NIC_0$ in operation 120 sends a completion message to $\rm NIC_1$. Operation 120 in effect generates the response after $\rm NIC_0$ has asserted the NACK status on $\rm SB_0$. This response is simply a completion message. There is no interrupt data packet sent by operation 120.

At NIC₁ the completion message is received by operation 122. NIC₁, in response to the completion message, initiates operation 124. Operation 124 frees all of the resources allotted to the interrupt transaction in NIC₁. NIC₁ is then ready to process the next interrupt transaction.

While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various other changes in the form and details may be made therein without departing from the scope of the invention.

5 Claims

- A method for handling an interrupt transaction between a source processor and a target processor on separate nodes in a multi-processor system, the nodes being connected to a network through network interface controls between the node and the network, said method comprising the computer implemented steps of:
 - initiating the interrupt transaction at the source processor;
 - detecting the target processor is at a remote node on a system bus across the network;
 - suspending the interrupt transaction at the source processor if said detecting step detects the target processor is at a remote node;
 - performing an ACK/NACK (acknowledge/nonacknowledge) operation at the target processor and returning an ACK signal or a NACK signal to the source processor across the network;

35

40

45

waking up the source processor when an ACK signal or NACK signal is received from the target processor; and

sending the interrupt data from the source processor to the target processor if an ACK signal is received and aborting-the interrupt transaction if a NACK signal is received.

2. The method of claim 1 further comprising the computer implemented steps of:

detecting the target processor is at a local node on the same system bus as the source processor:

performing a local interrupt transaction if said detecting step detects the target processor is at a local node.

- The method of claim 1 wherein said initiating step sends an interrupt address identifying the target processor as the target of the interrupt transaction.
- 4. The method of claim 3 wherein said suspending step comprises the computer implemented steps of:

sending an ignore signal to the source processor in response to said detecting step detecting the target processor is at a remote node;

capturing the ignore signal at the source processor and in response thereto suspending the interrupt transaction at the source processor.

5. The method of claim 4 wherein said waking-up step comprises the computer implemented steps of:

sending an ACK signal or NACK signal to the source processor from the target processor;

capturing the ACK signal or NACK signal at the source processor and in response thereto waking-up the interrupt transaction at the source processor.

6. Interrupt mechanism apparatus for performing an interrupt transaction in a multi-processor system between a source processor on a local system bus and a remote target processor on a remote system bus, the local system bus being connected through a local node interface control to a global interconnect and the target system bus being connected through a remote node interface control to the global interconnect, said interrupt mechanism apparatus comprising:

said source processor initiating an interrupt re-

quest on the local system bus;

said local node interface control capturing the interrupt request and sending an ignore status to said source processor if the interrupt request is addressed to a target processor on the remote system bus and forwarding the interrupt request across the global interconnect to the remote node interface control;

said source processor suspending its interrupt transaction process in response to the ignore status;

said remote node interface control responsive to the interrupt request to send the request to the target processor;

said target processor responsive to the interrupt request returning an ACK (acknowledge) signal if the target processor is ready to process the interrupt transaction and returning a NACK (non-acknowledge) signal if the target processor is busy;

said remote node interface control returning the ACK or NACK signal across the global interconnect to the local node interface control;

said local node interface control responsive to the ACK signal or NACK signal to send the ACK or NACK signal to the source processor;

said source processor responsive to the ACK signal or the NACK signal for waking-up the interrupt transaction process and sending an interrupt data packet to the target processor in response to the ACK signal and aborting the interrupt transaction in response to a NACK signal.

7. The apparatus of claim 6 wherein said interrupt request includes a target address identifying the target processor and said local node interface control comprises:

a detect module responsive to the target address and detecting the target processor is on a remote system bus;

a send module responsive to the detect module detecting the target processor is on a remote system bus and sending an ignore status to the source processor and forwarding the interrupt address to the remote note interface control.

8. The apparatus of claim 7 and in addition:

20

25

35

40

said detect module responsive to the target address and detecting the target processor is on the local system bus; and

said target processor sending an ACK signal or a NACK signal over the local system bus to said source processor.

9. The apparatus of claim 7 wherein said local node interface control further comprises:

reissue module responsive to an ACK signal or a NACK signal from the target processor via the remote node interface control reissuing the interrupt request with the source address back to ¹⁵ the source processor;

an assert module responsive to the ACK signal from the target processor for asserting an ACK signal onto the local system bus; and

said assert module responsive to the NACK signal from the target processor for asserting a NACK signal onto the local system bus.

10. The apparatus of claim 9 wherein said source processor comprises:

a wake-up module responsive to the interrupt request and waking-up the interrupt transaction process in said source processor;

a send module responsive to the ACK signal for sending the interrupt data packet to the target processor;

an abort module responsive to the NACK signal aborting the interrupt transaction.

11. The apparatus of claim 10 wherein:

said local node interface control responsive to the interrupt data packet and sending the interrupt data packet to the remote node interface control along with an interrupt transaction completion message.

12. The apparatus of claim 11 wherein:

said remote node interface control responsive to the interrupt data packet and sending the interrupt data packet to the target processor; and

said remote node interface control responsive to the interrupt transaction completion message and freeing the resources of the remote 55 node interface control.


13. The apparatus of claim 9 wherein:

said local node interface control responsive to the NACK signal and sending an interrupt transaction completion message to the remote node interface control.

14. The apparatus of claim 13 wherein:

said remote node interface control responsive to the interrupt transaction completion message and freeing the resources of the remote node interface control.

6



F/G. 1




FIG.2

Pa NICO NIC₁ P₁ INITIATE INTR TRAX -50 FOR P1 52 DRIVE DETECT INTR ADDR INTR ADDR 54 FOR P1 FOR NODE 1 ON SBa -58 CAPTURE SEND 56 IGNORE **IGNORE** STATUS STATUS ON SBa 64 SUSPEND SEND RECEIVE INTR REQ INTR TRAX INTR REQ TO NIC1 FOR P1 -68 -66 60 62 DRIVE **CAPTURES** INTR ADDR INTR ADDR ON SB1 70 YES BUSY? NO 76 -74 CAPTURE SEND ACK ACK ON SB₁ **STATUS** FIG. 3A




FIG.3B




FIG.3C

THIS PAGE BLANK (USPTO)



Europäisches Patentamt European Patent Office Office européen des brevets



EP 0 817 038 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 27.01.1999 Bulletin 1999/04

(51) Int Cl.6: G06F 9/46

(11)

(43) Date of publication A2: 07.01.1998 Bulletin 1998/02

(21) Application number: 97304384.7

(22) Date of filing: 23.06.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC

NL PT SE

(30) Priority: 01.07.1996 US 672947

(71) Applicant: SUN MICROSYSTEMS, INC. Mountain View, CA 94043 (US)

(72) Inventors:

Wong-Chan, Monica C.
 Concord MA 01742 (US)

Hagerstein, Erik
 Palo Alto CA 94043 (US)

(74) Representative: Harris, Ian Richard et al
D. Young & Co.,
21 New Fetter Lane
London EC4A 1DA (GB)

(54) Node to node interrupt mechanism in a multi-processor system

(57)An interrupt mechanism handles an interrupt transaction between a source processor and a target processor on separate nodes in a multi-processor system. The nodes are connected to a network through node interface controls between the node and the network. The transaction begins by initiating the interrupt transaction at the source processor. The interrupt mechanism detects if the target processor is at a remote node on a system bus across the network, and if it is the mechanism sends an ignore signal to the source processor. Then the mechanism suspends the interrupt transaction at the source processor if it detects the target processor is at a remote node. The mechanism performs an ACK/ NACK (acknowledge/non-acknowledge) operation at the target processor and returning an ACK signal or a NACK signal to the source processor across the network. This ACK/NACK signal wakes-up the source processor. The source processor sends interrupt data to the target processor if an ACK signal is received and aborts the interrupt transaction if a NACK signal is received.




FIG. 1



EUROPEAN SEARCH REPORT EP 97 30 4384

Application Number

		RED TO BE RELEVANT	Dalarra	CL ACCIEICATION OF THE
ategory	Citation of document with ind of relevant passage		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
	EP 0 398 649 A (IBM) * the whole document		1,6	G06F9/46
A	MIOMIRKA CVIJOVIC ET THE DESIGN OF DISTRI OPERATING SYSTEMS" MICROPROCESSORS AND vol. 16, no. 2, 1 Ja 81-89, XP000277790 * page 86, left-hand left-hand column; fi	MICROSYSTEMS, nuary 1992, pages column - page 88,	1,6	
				TECHNICAL FIELDS SEARCHED (Int.CI.6)
				G06F
	The present search report has	been drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
X : p	THE HAGUE	7 December 1998	M1	ichel, T
Y F	CATEGORY CF CITED DOCUMENTS particularly relevant if taken alone articularly relevant if combined with anot ocument of the same category echnological background non-written disclosure nermediate document	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filling date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document		

2